ARM Cortex-A9

The ARM Cortex-A9 MPCore is a 32-bit multi-core processor that provides up to 4 cache-coherent cores, each implementing the ARM v7 architecture instruction set. It was introduced in 2007.

Features

Main article: Comparison of ARMv7-A cores

Key features of the Cortex-A9 core are:

  • Out-of-order speculative issue superscalar execution 8-stage pipeline giving 8.50 DMIPS/MHz/core.
  • NEON SIMD instruction set extension performing up to 16 operations per instruction (optional).
  • High performance VFPv3 floating point unit doubling the performance of previous ARM FPUs (optional).
  • Thumb-2 instruction set encoding reduces the size of programs with little impact on performance.
  • TrustZone security extensions.
  • Jazelle DBX support for Java execution.
  • Jazelle RCT for JIT compilation.
  • Program Trace Macrocell and CoreSight Design Kit for non-intrusive tracing of instruction execution.
  • L2 cache controller (0–4 MB).
  • Multi-core processing.

ARM states that the TSMC 40G hard macro implementation typically operates at 2 GHz; a single core (excluding caches) occupies less than 1.5 mm2 when designed in a TSMC 65 nanometer (nm) generic process and can be clocked at speeds over 1 GHz, consuming less than 250 mW per core.

Chips

Several system on a chip (SoC) devices implement the Cortex-A9 core, including:

Systems on a chip

See also

References

ARM Holdings
Other
Retrieved from "https://en.wikipedia.org/w/index.php?title=ARM_Cortex-A9&oldid=1246672954"
Uses material from the Wikipedia article ARM Cortex-A9, released under the CC BY-SA 4.0 license.