Socket SP5

Socket SP5 (LGA 6096) is a zero insertion force land grid array CPU socket designed by AMD supporting its Zen 4-based Epyc server processors codenamed Genoa that launched on November 10, 2022.

History

In June 2017, with the launch of the first generation Epyc server processors, AMD introduced the SP3 socket. The SP3 socket covered three generations of Epyc processors, including Naples, Rome and Milan. AMD's Genoa processors contain up to 96 Zen 4 cores compared to Milan's maximum of 64 cores. In support of Genoa's 96 cores, AMD introduced the SP5 socket with 2022 more contact pins than the SP3 socket to provide greater power delivery and signal integrity. SP5 can provide a peak power of up to 700 W.

The SP5 socket supports Epyc processors codenamed Bergamo, which have up to 128 small Zen 4c cores and were launched on June 13, 2023.

Features

  • Supports 12 channels of DDR5 ECC RAM with 6 TB maximum capacity per socket. Using a dual socket system can allow up to 24 channels of DDR5 ECC RAM with maximum 12 TB RAM capacity.
  • Supports 128 lanes of PCI Express 5.0
Pin map of the SP5 socket from AMD

Chipsets

  • Supports a chipset for building a motherboard around the socket. AMD has produced a chipset that provides Epyc processors with certain integrated devices and essential functionality like BIOS.

See also

  • Socket SP6, server socket for low power and edge systems supporting the Siena family of processors
  • Socket AM5, contemporary desktop socket from AMD in use since 2022

References

Uses material from the Wikipedia article Socket SP5, released under the CC BY-SA 4.0 license.