| Computing desk | ||
|---|---|---|
| < October 2 | << Sep | October | Nov >> | Current desk > |
| Welcome to the Wikipedia Computing Reference Desk Archives |
|---|
| The page you are currently viewing is a transcluded archive page. While you can leave answers for any questions shown below, please ask new questions on one of the current reference desk pages. |
I thought I founded most of the top websites when I was five, but Sergey Brin or Larry Page appeared to me and said children sometimes think they founded websites that are actually much more difficult to code (they experience coding parts of the sites). Is there a name for this phenomenon, such as a scientific or theological one? --Michael WhiteT·C 05:47, 3 October 2026 (UTC)
By a sheer coincidence... WP:RD/M#What is the name for this phenomenon? --CiaPan (talk) 10:55, 13 October 2026 (UTC)
Emperor Norton has returned! All hail Emperor White! Glory, glory, hallelujah! — Preceding unsigned comment added by Viriditas (talk • contribs) 21:52, 13 October 2026 (UTC)
Regarding process nodes in semiconductor device fabrication, we currently categorize (read: redirect) 16nm process to 14, and 20nm process to 22.
There maybe exceptions: SemiWiki wrote two articles about TSMC's transition from planar transistors to FinFET. They wrote:
Source 1 |
|---|
|
TSMC took a different approach to FinFETs. After mastering double patterning on 20nm, TSMC added in FinFETs and called it 16nm. The density was less than Intel 14nm thus the name difference. Samsung 14nm was a similar density as TSMC 16nm but Samsung took the low road and pretended they were competitive with Intel. And that is why process nodes are now marketing terms, my opinion. |
Source 2 |
|---|
|
[The] 16nm FinFET process technology is a bit of a misnomer. It was probably named by Marketing people to imply that the resulting performance when transitioning from planar to FinFET in a 20nm [would] be "between 20nm planar and 14nm FinFET". Why 16nm FinFETS you ask? Two reasons: (1) EUV is late so a true 14nm FinFET process will not be possible by 2015 and (2) Customers designing mobile devices were not willing to wait for the power savings FinFETS have to offer. As a result, the current 20nm lithography process was modified for FinFETs, and the 16nm FinFET process was born. |
Which means that technically some 16"nm" are 22"nm"s. This is messed up. Yet I can't cover these subtleties without actively violating WP:V and WP:OR. So instead, I present them here to see if anyone has any thoughts. 海盐沙冰 / aka irisChronomia / Talk / Uploads 10:54, 3 October 2026 (UTC)