32 nm process

The 32 nm node is the step following the 45 nm process in CMOS (MOSFET) semiconductor device fabrication. "32-nanometre" refers to the average half-pitch (i.e., half the distance between identical features) of a memory cell at this technology level.

Toshiba produced commercial 32 GiB NAND flash memory chips with the 32 nm process in 2009. Intel and AMD produced commercial microchips using the 32 nm process in the early 2010s. IBM and the Common Platform also developed a 32 nm high-κ metal gate process. Intel began selling its first 32 nm processors using the Westmere architecture on 7 January 2010.

Since at least 1997, process nodes have been named purely on a marketing basis, and have no relation to the dimensions on the integrated circuit; none of the gate length, metal pitch, or gate pitch on a "32 nm" device are thirty-two nanometers.

The 28 nm node is an intermediate half-node die shrink that appeared in production in 2010. It requires twice the number of design rules for ensuring reliability in manufacturing as 80 nm. According to a 2016 presentation by Sophie Wilson, 28 nm has the lowest cost per logic gate and has slowly risen since then. TSMC has offered 28 nm production using high-K metal gate process technology. GlobalFoundries offered "28SLPe" ("28 nm Super Low Power").

The successor to 32 nm was 22 nm, per the International Technology Roadmap for Semiconductors. Intel began mass production of 22 nm semiconductors in late 2011, and announced the release of its first commercial 22 nm devices in April 2012. TSMC bypassed 32 nm, jumping from 40 nm in 2008 to 28 nm in 2011.

Technology demos

Prototypes using 32 nm technology first emerged in the mid-2000s. In 2004, IBM demonstrated a 0.143 μm2 SRAM cell with a poly gate pitch of 135 nm, produced using electron-beam lithography and photolithography on the same layer. It was observed that the cell's sensitivity to input voltage fluctuations degraded significantly at such a small scale. In October 2006, the Interuniversity Microelectronics Centre (IMEC) demonstrated a 32 nm flash patterning capability based on double patterning and immersion lithography. The necessity of introducing double patterning and hyper-NA tools to reduce memory cell area offset some of the cost advantages of moving to this node from the 45 nm node. TSMC similarly used double patterning combined with immersion lithography to produce a 32 nm node 0.183 μm2 six-transistor SRAM cell in 2005.

Intel Corporation revealed its first 32 nm test chips to the public on 18 September 2007 at the Intel Developer Forum. The test chips had a cell size of 0.182 μm2, used a second-generation high-κ gate dielectric and metal gate, and contained almost two billion transistors. 193 nm immersion lithography was used for the critical layers, while 193 nm or 248 nm dry lithography was used on less critical layers. The critical pitch was 112.5 nm.

In January 2011, Samsung completed development of the industry's first DDR4 SDRAM module using a process technology with a size between 30 nm and 39 nm. The module could reportedly achieve data transfer rates of 2.133 Gbit/s at 1.2V, compared to 1.35V and 1.5V DDR3 DRAM at an equivalent 30 nm-class process technology with speeds of up to 1.6 Gbit/s. The module used pseudo open drain (POD) technology, specially adapted to allow DDR4 SDRAM to consume just half the current of DDR3 when reading and writing data.

Shipped devices

32 nm

Intel's Core i3 and i5 processors, released in January 2010, were among the first mass-produced processors to use 32 nm technology. Intel's second-generation Core processors, codenamed Sandy Bridge, also used the 32 nm manufacturing process. Intel's 6-core processor, codenamed Gulftown and built on the Westmere architecture, was released on 16 March 2010 as the Core i7-980X Extreme Edition, retailing for approximately US$1,000. Intel's lower-end 6-core, the i7-970, was released in late July 2010, priced at approximately US$900. Intel's 32 nm process has a transistor density of 7.11 million transistors per square millimeter (MTr/mm2).

AMD also released 32 nm SOI processors in the early 2010s. AMD's FX Series processors, codenamed Zambezi and based on AMD's Bulldozer architecture, were released in October 2011. The technology utilised a 32 nm SOI process, two CPU cores per module, and up to four modules, ranging from a quad-core design costing approximately US$130 to a $280 eight-core design.

In September 2011, Ambarella Inc. announced the availability of the 32 nm-based A7L system-on-a-chip circuit for digital still cameras, providing 1080p60 high-definition video capabilities.

28 nm

Most mobile SoCs from 2012 to 2016, which includes the era from Snapdragon S4 to 653, MediaTek MT6589 to Helio X10 (high-end) / MT6739 (low-end), Spreadtrum SCxxxx, and Exynos 3475, 5410, 5422, 7580 used 28 nm.

AMD's GCN first, second, and third generation, along with the 'Steamroller' and 'Excavator' line of APUs used 28 nm, Intel jumped straight from 32 nm to 22 nm.

Some models of the PS3 use an RSX 'Reality Synthesizer' chip manufactured using a 28 nm process.

FPGAs produced with 28 nm process technology include models of the Xilinx Artix 7 FPGAs and Altera Cyclone V FPGAs.

References

  1. ↑ "Toshiba Makes Major Advances in NAND Flash Memory with 3-bit-per-cell 32nm generation and with 4-bit-per-cell 43nm technology". Toshiba. 11 February 2009. Retrieved 21 June 2019.
  2. ↑ Intel (Architecture & Silicon). Gate Dielectric Scaling for CMOS: from SiO2/PolySi to High-K/Metal-Gate. White Paper. Intel.com. Retrieved 18 June 2013.
  3. ↑ "No More Nanometers – EEJournal". 23 July 2020.
  4. ↑ Shukla, Priyank. "A Brief History of Process Node Evolution". design-reuse.com. Retrieved 9 July 2019.
  5. ↑ Hruska, Joel. "14nm, 7nm, 5nm: How low can CMOS go? It depends if you ask the engineers or the economists..." ExtremeTech.
  6. ↑ "Exclusive: Is Intel Really Starting To Lose Its Process Lead? 7nm Node Slated For Release in 2022". wccftech.com. 10 September 2016.
  7. ↑ "Life at 10nm. (Or is it 7nm?) And 3nm - Views on Advanced Silicon Platforms". eejournal.com. 12 March 2018.
  8. ↑ "A Review of TSMC 28 nm Process Technology | TechInsights". www.techinsights.com. Retrieved 1 March 2024.
  9. ↑ Balasinski, Artur (2014). Design for manufacturability: from 1D to 4D for 90-22nm technology nodes. New York, New York: Springer. p. 124. ISBN 978-1-4614-1761-3.
  10. ↑ Wilson, Sophie. "The Future of Microprocessors". Code Mesh 2016. Code Mesh.
  11. ↑ Clarke, Peter (24 August 2009). "TSMC splits 28-nm high-k metal gate process into two versions". EE Times.
  12. ↑ "GlobalFoundries 130, 55, 45, 40, 28, 22, 12nm Prototyping and Volume Production" (PDF).
  13. ↑ "Intel's CEO Discusses Q3 2011 Results - Earnings Call Transcript". Seeking Alpha. 18 October 2011. Retrieved 14 February 2013.
  14. ↑ "Report: Intel Scheduling 22 nm Ivy Bridge for April 2012". Tom'sHardware.com. 26 November 2011. Retrieved 5 December 2011.
  15. ↑ "Intel beats analysts' first quarter forecasts". BBC. 17 April 2012. Retrieved 18 June 2013.
  16. ↑ "28nm Technology". TSMC. Retrieved 30 June 2019.
  17. ↑ D. M. Fried et al., IEDM 2004.
  18. ↑ "IMEC demonstrates feasibility of double patterning immersion litho for 32nm node". PhysOrg.com. 18 October 2006. Retrieved 17 December 2011.
  19. ↑ Mark LaPedus (23 February 2007). "IBM sees immersion at 22nm, pushes out EUV". EE Times. Retrieved 11 November 2011.
  20. ↑ H-Y. Chen et al., Symp. on VLSI Tech. 2005.
  21. ↑ F. T. Chen (2002). Proc. SPIE. Vol. 4889, no. 1313.
  22. ↑ Peter Clarke (4 January 2011). "Samsung trials DDR4 DRAM module". EE Times. Retrieved 11 November 2011.
  23. ↑ "Intel Debuts 32-NM Westmere Desktop Processors" Archived 2010-03-17 at the Wayback Machine. InformationWeek. 7 January 2010. Retrieved 17 December 2011.
  24. ↑ Sal Cangeloso (4 February 2010). "Intel's 6-core 32nm processors arriving soon". Geek.com. Archived from the original on 30 March 2012. Retrieved 11 November 2011.
  25. ↑ "Intel's 10nm Cannon Lake and Core i3-8121U Deep Dive Review". Archived from the original on 30 January 2019.
  26. ↑ "Ambarella A7L Enables the Next Generation of Digital Still Cameras with 1080p60 Fluid Motion Video". Ambarella.com. 26 September 2011. Archived from the original on 10 November 2011. Retrieved 11 November 2011.
  27. ↑ "NVIDIA RSX-28nm".
  28. ↑ Homulle, Harald; Charbon, Edoardo (13 December 2017). "Performance characterization of Altera and Xilinx 28 nm FPGAs at cryogenic temperatures". 2017 International Conference on Field Programmable Technology (ICFPT). IEEE. pp. 25–31. doi:10.1109/FPT.2017.8280117. ISBN 978-1-5386-2656-6.

Further reading

Preceded by
45 nm		 32/28 nm (CMOS)
c. 2010-2012 (32 nm)/2012-2016 (28 nm)		 Succeeded by
22 nm (FinFET)